#statictiminganalysis#sta#vlsi
28K subscribers • 1 video on Hallway
Intermediate. Assumes working knowledge.
108K views7 years ago2 recommendations
HardwareElectronicsCPUs and computer architecture
Adam Teman explains the fundamentals of static timing analysis for digital chip design, covering setup and hold constraints.
Bar-Ilan University 83-612: Digital VLSI Design This is Lecture 5 of the Digital VLSI Design course at Bar-Ilan University. In this course, I cover the basics of Chip Implementation, from designing the logic (RTL) to providing a layout ready for fabrication (GDS). Lecture 5 covers the basics of static timing analysis (STA), used for optimization and for constraint checking. Timing is covered from both an algorithmic and a practical level, including examples of implementations in the Cadence work flow. Lecture slides can be found on the EnICS Labs web site at: enicslabs.com/academic-courses/dvd-english/ All rights reserved: Prof. Adam Teman Emerging nanoscaled Integrated Circuits and Systems (EnICS) Labs Faculty of Engineering, Bar-Ilan UniversityWhat people say. Recommended as an excellent lecture on static timing analysis principles applicable to both ASIC and FPGA design.
u/dan1001212in r/FPGA • Recommends
On “Looking for STA resources with good examples”
u/maredsous10in r/FPGA • Recommends
On “What does it mean to meet timing?”
u/maredsous10in r/FPGA • Recommends
On “Settling value of Metastable Signals”