Skip to content
Hallway
0:00 / 0:00

#instructiondispatch#out-of-orderexecution#computerarchitecture

Dispatch - Georgia Tech - HPCA: Part 2

Udacity

655K subscribers • 8 videos on Hallway

YouTube
  • Recommended by 1 person: 1 on Stack Overflow and its sister sites.

Advanced. Deep dive for people who know the field.

9.2K views11 years ago1 recommendation

Systems programmingHardwareCPUs and computer architecturePerformance and optimization

How instructions are dispatched from the instruction queue to reservation stations in out-of-order CPU architectures.

Watch on Udacity: udacity.com/course/viewer#!/c-ud007/l-3643658790/m-873680149 Check out the full High Performance Computer Architecture course for free at: udacity.com/course/ud007 Georgia Tech online Master's program: udacity.com/georgia-tech

Why it's here

1 person recommends this

What people say. Engineers reference this lecture to explain the mechanics of instruction dispatching and reordering in modern out-of-order CPU architectures.

chillon Stack Overflow • Recommends

On “How does CPU reorder instructions”

Instructions are fetched in program order into an instruction queue; from the queue they are decoded and moved into reservation stations . These reservation stations effectively do the reordering: instructions are dispatched for execution to execution units as their arguments become available and the time all the arguments become available generally does not correspond to the order in the instruction queue/memory. For an example, using the Tomasulo Algorithm, see these two videos: Issue (and register renaming): link to this video Dispatch/reordering: link to this video
12View the answer