Skip to content
0:00 / 0:00

#uart#serialprotocol#oscilloscope

Understanding UART

Rohde & Schwarz

103K subscribers • 1 video on Hallway

YouTube
  • Recommended by 2 people: 2 in engineering communities.
  • Made by the vendor. The company whose product it covers made or sponsored it.

Beginner. No background in the topic needed.

335K views6 years ago2 recommendations

HardwareSystems programmingNetworking and protocolsEmbedded systemsElectronics

An explanation of the UART serial communication protocol, its frame structure, and bit timing.

This video explains the technical overview of the UART (universal asynchronous receiver/transmitter) serial protocol, including a description of the frame structure and the significance of each frame bit. More information on Rohde & Schwarz oscilloscopes: rohde-schwarz.com/us/products/test-and-measurement/oscillosc… Need help with Rohde & Schwarz products & services? Contact Us: rohde-schwarz.com/us/m4c/contact-us_253202.html?cid=802_us_s… Unlock this topic with our complimentary webinar series lead by industry experts: event.on24.com/eventRegistration/EventLobbyServlet?partnerre… Master this topic and earn a complimentary badge that can be shared on LinkedIn: rohdeschwarz.talentlms.com/plus/catalog/courses/133?utm_sour… Engage more with Rohde & Schwarz Technology Academy and earn an IEEE certificate: rohde-schwarz.com/us/knowledge-center/technology-academy/ta-…

Why it's here

2 people recommend this

What people say. Recommended as a clear introduction to how UART serial communication works.

u/infinitenothingin r/FPGA • Recommends

On “Servo control using Zynq”

Sure. Lets say you have a 200MHz clock. So, at idle, if your fifo is empty, you just send a 1. Let's say you have a 200MHz clock. When you have a byte (lets say its the letter A that's 01000001 in binary) at your fifo, you send a 0 as your start bit for 200,000,000/115,200 = 1736 cycles. You can just use a counter (add 1 every cycle until you get to 1736) to time how long to send the start bit. Then you send the least significant bit ( 1) for 1736 cycles and so forth until your byte is done. Then you send the end bit.

u/PainterGuy1995in r/FPGA • Recommends

On “feeding the input signal on the rising edge though internally the input signal is asynchronous”

Thanks a lot for the detailed reply. I don't have any proper knowledge of the serial communication protocols but just watched two videos: 1. [video 2. [video # Point #1: Anyway, let me first clarify a point about the text from your post quoted below. >If x were an asynchronous input, for example a button press, or a UART Rx signal, AKA something that comes in unrelated to a clock, then it's async and you should synchronise it before using it: > >always\_ff @(posedge clk) x\_tmp <= x\_asyn; x\_sync <= x\_tmp; end always\_comb begin next\_state = f(x\_sync); ... I should have mentioned it earlier. I was thinking of a button press mechanism. Not sure if this protocol…